Update Record

What’s New in v5.5

Developers

james

Founder/Electronics engineer.

What’s new in v5.5.15

2018.06.25

Improvement

  • Fixed when hidden the layer and re-opened the PCB, the toplayer pad will disappear issue. If you met this issue please use the PCB "Histories Record" function to recover. Via: Project folder - PCB file - right click the PCB - Histories record - choose a correct record and recover.
  • Fixed when change the pad's layer, the footprint will be separated issue
  • Update EElibs

What’s new in v5.5.14

2018.06.16

Improvement

  • Fixed the via doesn't show up issue when open the PCB

What’s new in v5.5.11

2018.05.29

New Feature

  • The library can be updated from the “Libraries”.
    • Right-click component and “Update from Libraries”
    • Please notice: The Fliped symbol does’t support perfectly, please check the filped symbol carefully after updating
  • Teardrops Supported.
    • via: Tools - Teardrops
    • Only via and round pad at present
    • Don’t support auto suit for DRC yet, after adding teardrops please check the DRC
  • New schematic theme setting.
    • Only support current sheet at present

Improvement

  • Fixed the Ratlines can’t update in realtime issue
  • Fixed the Arc can’t be shown at photo view and can’t generate the Gerber issue
  • Fixed when placing a subparts schematic module to the schematic, the prefixs can’t to increase correctly issue
  • Fixed the schematic arrow disapear issue
  • Fixed the DRC error issue
  • Improved the big file opening efficiency
  • Fixed the footprint manager can’t choose the search result issue.
  • Fixed the document histories record timestamp issue.

Forecast of Next Big Version

  • Teardrops fully support.
  • Find similar objects.
  • Distribute array, rectangel array and circular array.
  • New copper area and solid region outline drawing behavious and points edit.
  • Via support net name display.
  • PCB information report.
  • More right-click menu.
  • Track and Arc support to create solder mask very easily.
  • Differentail pair routing.

Estimated Release Time

2018.06.25
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.